EECI 2020: Computer Session: TuLiP: Difference between revisions
(Created page with "{{eeci-sp2020 header|prev=Reactive Synthesis|next=Minimum Violation Planning}} This lecture provides an overview of TuLiP, a Python-based software toolbox for the synthesis o...") |
mNo edit summary |
||
| Line 4: | Line 4: | ||
A brief overview of TuLiP will be followed by hands-on exercises using the toolbox. | A brief overview of TuLiP will be followed by hands-on exercises using the toolbox. | ||
== Lecture Materials == | == Lecture Materials == | ||
Revision as of 23:19, 29 February 2020
| Prev: Reactive Synthesis | Course home | Next: Minimum Violation Planning |
This lecture provides an overview of TuLiP, a Python-based software toolbox for the synthesis of embedded control software that is provably correct with respect to a GR[1] specifications. TuLiP combines routines for (1) finite state abstraction of control systems, (2) digital design synthesis from GR[1] specifications, and (3) receding horizon planning. The underlying digital design synthesis routine treats the environment as adversary; hence, the resulting controller is guaranteed to be correct for any admissible environment profile. TuLiP applies the receding horizon framework, allowing the synthesis problem to be broken into a set of smaller problems, and consequently alleviating the computational complexity of the synthesis procedure, while preserving the correctness guarantee.
A brief overview of TuLiP will be followed by hands-on exercises using the toolbox.
Lecture Materials
- Lecture slides: TuLiP
- MATLAB plotting: plotRobotSim.m, plotCarSim.m
- Example TuLiP files (zip file):
- 6 cell robot, discrete state space: robot_discrete_simple.py
- 6 cell robot, with dynamics: robot_simple.py, robot_simple2.py (alternative formulation)
Further Reading
TuLiP: A Software Toolbox for Receding Horizon Temporal Logic Planning, T. Wongpiromsarn, U. Topcu, N. Ozay, H. Xu and R. M. Murray, Hybrid Systems: Computation and Control, 2011.
Additional Information
JTLV Project Home Site JTLV provides the framework for the underlying digital design synthesis routine used in TuLiP.
