Difference between revisions of "Synthetic Cell, Summer 2020"

From Murray Wiki
Jump to navigationJump to search
Line 11: Line 11:
| Ayush B || 11 May || IIT Delhi || sensing || Richard, Shaunak Sen || [[http:docs.google.com/presentation/d/19guCqA4BX0qKhDsNYrg8C95VPYOzn9GkymNYJ8VUIH4|Temperature dependent circuits]] || Agrima D, Nazmus S?, Peter B
| Ayush B || 11 May || IIT Delhi || sensing || Richard, Shaunak Sen || [[http:docs.google.com/presentation/d/19guCqA4BX0qKhDsNYrg8C95VPYOzn9GkymNYJ8VUIH4|Temperature dependent circuits]] || Agrima D, Nazmus S?, Peter B
|-
|-
| Christian Z || 15 Jun || Caltech || design tools || Richard, ?|| CelloCAD, logic circuits ||  
| Christian Z || 15 Jun || Caltech || design tools || Richard, ?|| [[http:docs.google.com/presentation/d/1uSvAsCM-fKCoDRg_5SwG0_QIKUtzLBCeTx5nEHlWNik|CelloCAD, logic circuits]] || N/A
|-
|-
| Jeremiah S || 15 Jun || CSUN || decision-making || Richard, Melissa T || [[http:drive.google.com/file/d/1YyrRW-xNZQ32suNR87qTm1nzO-Y9gNRy|Genelet circuits]] || Nazmus S
| Jeremiah S || 15 Jun || CSUN || decision-making || Richard, Melissa T || [[http:drive.google.com/file/d/1YyrRW-xNZQ32suNR87qTm1nzO-Y9gNRy|Genelet circuits]] || Nazmus S

Revision as of 16:55, 29 July 2020

Name Start Date Location Subsystem Mentor, co-mentor(s) Project [summary, git] Integrations
Agrima D 11 May IIT Delhi input/export, chassis Richard, Ayush, David, Zoila DNA export and liposome merging Albert A, Ankita R, Ayush B
Albert A 15 Jun Lund input/export, materials processing Richard, Zoila Distributed metabolic pathways Agrima D, Ankita R
Ankita R 15 Jun Caltech energy Richard, Ayush, David, William ATP regeneration (metabolism) (GitHub) Agrima D, Albert A
Ayush B 11 May IIT Delhi sensing Richard, Shaunak Sen Temperature dependent circuits Agrima D, Nazmus S?, Peter B
Christian Z 15 Jun Caltech design tools Richard, ? CelloCAD, logic circuits N/A
Jeremiah S 15 Jun CSUN decision-making Richard, Melissa T Genelet circuits Nazmus S
Nazmus S 15 Jun Oxford decision-making Richard, Ayush Genelet logic gates (GitHub) Ayush B, Jere S, Peter B
Peter B 15 Jun U. South Carolina regulation Richard, Manisha Temperature compensation of synthetic circuits Ayush B, Nazmus S