Synthetic Cell, Summer 2020: Difference between revisions
From Murray Wiki
Jump to navigationJump to search
No edit summary |
No edit summary |
||
| Line 1: | Line 1: | ||
{| border=1 | {| border=1 | ||
|- | |- | ||
! Name !! Start Date !! Location !! Subsystem || Mentor, co-mentor(s) || Project | ! Name !! Start Date !! Location !! Subsystem || Mentor, co-mentor(s) || Project [summary, git] | ||
|- | |- | ||
| Agrima D || 11 May || IIT Delhi || input/export, chassis || Richard, Ayush, David, Zoila || [[http:docs.google.com/presentation/d/1TaYe1Z8PWQ5ZDFUof65XU8hJs89nJGCDoR-EyuqMdx4|DNA export and liposome merging]] | | Agrima D || 11 May || IIT Delhi || input/export, chassis || Richard, Ayush, David, Zoila || [[http:docs.google.com/presentation/d/1TaYe1Z8PWQ5ZDFUof65XU8hJs89nJGCDoR-EyuqMdx4|DNA export and liposome merging]] | ||
| Line 15: | Line 15: | ||
| Jeremiah S || 15 Jun || CSUN || decision-making || Richard, Melissa T || [[http:drive.google.com/file/d/1YyrRW-xNZQ32suNR87qTm1nzO-Y9gNRy|Genelet circuits]] | | Jeremiah S || 15 Jun || CSUN || decision-making || Richard, Melissa T || [[http:drive.google.com/file/d/1YyrRW-xNZQ32suNR87qTm1nzO-Y9gNRy|Genelet circuits]] | ||
|- | |- | ||
| Nazmus S || 15 Jun || Oxford || TBD || Richard, Ayush || [[http:docs.google.com/presentation/d/1lP59cv6VYSDj_vwefvxacUJBSrx6kBunYzyEwU9rOBI|Genelet logic gates]] | | Nazmus S || 15 Jun || Oxford || TBD || Richard, Ayush || [[http:docs.google.com/presentation/d/1lP59cv6VYSDj_vwefvxacUJBSrx6kBunYzyEwU9rOBI|Genelet logic gates]] ([[ http:github.com/Chryron/GeneletLogicGate|GitHub]]) | ||
|- | |- | ||
| Peter B || 15 Jun || U. South Carolina || regulation || Richard, Manisha || [[http:drive.google.com/file/d/1nVu9_Qpvem3Qmk8oAZC8RXx3vvJt8mjh|Temperature compensation of synthetic circuits]] | | Peter B || 15 Jun || U. South Carolina || regulation || Richard, Manisha || [[http:drive.google.com/file/d/1nVu9_Qpvem3Qmk8oAZC8RXx3vvJt8mjh|Temperature compensation of synthetic circuits]] | ||
|} | |} | ||
Revision as of 16:26, 22 July 2020
| Name | Start Date | Location | Subsystem | Mentor, co-mentor(s) | Project [summary, git] |
|---|---|---|---|---|---|
| Agrima D | 11 May | IIT Delhi | input/export, chassis | Richard, Ayush, David, Zoila | DNA export and liposome merging |
| Albert A | 15 Jun | Lund | input/export | Richard, Zoila | Distributed metabolic pathways |
| Ankita R | 15 Jun | Caltech | energy | Richard, Ayush, David, William | ATP regeneration (metabolism) |
| Ayush B | 11 May | IIT Delhi | sensing | Richard, Shaunak Sen | Temperature dependent circuits |
| Christian Z | 15 Jun | Caltech | design tools | Richard, Manisha? | CelloCAD, logic circuits |
| Jeremiah S | 15 Jun | CSUN | decision-making | Richard, Melissa T | Genelet circuits |
| Nazmus S | 15 Jun | Oxford | TBD | Richard, Ayush | Genelet logic gates (GitHub) |
| Peter B | 15 Jun | U. South Carolina | regulation | Richard, Manisha | Temperature compensation of synthetic circuits |
